

1300 V Normally-OFF p-GaN Gate HEMTs on Si With High ON-State Drain Current

Huaxing Jiang^{ID}, Member, IEEE, Qifeng Lyu^{ID}, Renqiang Zhu^{ID}, Graduate Student Member, IEEE, Peng Xiang, Kai Cheng, and Kei May Lau^{ID}, Life Fellow, IEEE

Abstract—In this article, we demonstrate normally-OFF p-GaN gate high electron mobility transistors (HEMTs) on Si with an ultrahigh breakdown voltage (V_{BR}) and excellent saturation drain current. Benefiting from the optimized material growth of high-resistivity buffer, effective Al_2O_3 surface passivation with suppressed OFF-state leakage current, and proper management of the electric field on the p-GaN gate edge, the device with a gate–drain distance of 18.5 μm exhibits a V_{BR} of 1344 V at I_D of 1 $\mu\text{A}/\text{mm}$ with grounded substrates, the highest among all the reported normally-OFF GaN-on-Si transistors. Well-restored high-density 2-D electron gas and efficient gate modulation enable the device with a high $I_{DS,\text{max}}$ of 450 mA/mm and a low specific ON-resistance of 3.92 $\text{m}\Omega\cdot\text{cm}^2$. Moreover, a large threshold voltage of 1.6 V (at I_D of 10 $\mu\text{A}/\text{mm}$) and a steep subthreshold slope of 66 mV/dec have been achieved, with negligible threshold voltage shift upon long-term forward gate stress at 150 °C. These results illustrate the great potential of p-GaN gate HEMTs on Si for beyond 600-V applications.

Index Terms—Breakdown voltage, GaN-on-Si, normally-OFF, p-GaN gate high electron mobility transistors (HEMTs).

I. INTRODUCTION

TREMENDOUS progress has been made in the development of high-performance normally-OFF GaN high electron mobility transistors (HEMTs) over the past decade [1]–[14]. Among all the typical approaches including gate recess (thin barrier heterostructure), p-(Al)GaN gate, and fluorine implantation to realize positive threshold voltage (V_{th}) in the GaN transistors, the p-(Al)GaN gate HEMTs on Si stand out as the most cost-effective technology for rapid commercialization. To fully exploit the potential of the p-GaN gate HEMTs, enhanced OFF-state blocking capability and reduced ON-state power consumption are always desired device merits. However, to date, achieving a high

breakdown voltage (V_{BR}) over 1300 V at a low leakage current of 1 $\mu\text{A}/\text{mm}$ while maintaining an ON-resistance (R_{ON}) $\leq 15 \Omega\cdot\text{mm}$ at the same time is still challenging in this type of devices. This is mainly because (i) the thin AlGaN barrier in the heterostructure leaves little margin for the p-GaN etching depth control, thus undermining the 2-D electron gas (2-DEG) restoration in the access regions [15]; (ii) dielectric passivation on the etching-exposed AlGaN barrier could be a liability due to an extra possible leakage path through the dielectric/barrier (p-GaN sidewall) interface [16]; and (iii) last but not least, the epitaxy of p-GaN gate HEMTs on Si with a high-resistivity buffer and a well-controlled p-GaN doping profile still calls for continuous improvement, especially on large-scale Si substrates [17]. Many researchers have been tackling the above challenges from various perspectives. For instance, Zhong *et al.* [18] employed a regrown p-GaN gate process combining a low-pressure chemical vapor deposited SiN passivation to achieve a high $I_{DS,\text{max}}$. Hao *et al.* [19] used a hydrogen-plasma process to enhance the V_{BR} . Zhou *et al.* [20] and Stockman *et al.* [21] adopted special treatments in the gate-stack and p-GaN sidewall passivation, respectively, to suppress the gate leakage current. Nevertheless, attaining all these excellent device parameters in the same device is rarely reported.

In this article, we demonstrate high-performance p-GaN gate HEMTs grown on silicon substrates. The device with a gate–drain distance of 18.5 μm exhibits a high soft V_{BR} of 1344 V at I_D of 1 $\mu\text{A}/\text{mm}$ with a grounded substrate, while maintains a low specific ON-resistance ($R_{ON,\text{sp}}$) of 3.92 $\text{m}\Omega\cdot\text{cm}^2$ and a high $I_{DS,\text{max}}$ of 450 mA/mm, resulting in a high Baliga’s figure of merit ($\text{BFOM} = V_{BR}^2/R_{ON,\text{sp}}$) of 461 MW/cm^2 . Simultaneously, the device shows a large threshold voltage (V_{th}) of 1.6 V defined at I_D of 10 $\mu\text{A}/\text{mm}$, a nearly ideal subthreshold slope (SS) of 66 mV/dec, and negligible threshold voltage shift upon a 100 00-s forward gate stress of up to 8 V at both room temperature and 150 °C.

II. DEVICE DESIGN AND FABRICATION

The p-GaN/AlGaN/GaN heterostructure was grown on a 6-in Si substrate using metal organic chemical vapor deposition (MOCVD) [Fig. 1(a)]. The epilayers feature a 5- μm buffer, a 400-nm undoped GaN channel, a 10-nm $\text{Al}_{0.2}\text{Ga}_{0.8}\text{N}$ barrier, and a 70-nm p-GaN cap with a hole concentration

Manuscript received July 21, 2020; revised October 5, 2020 and November 17, 2020; accepted December 2, 2020. Date of publication December 22, 2020; date of current version January 22, 2021. This work was supported by the Research Grants Council of Hong Kong through General Research Fund under Grant 16215818. The review of this article was arranged by Editor F. Udrea. (Corresponding author: Kei May Lau.)

Huaxing Jiang, Qifeng Lyu, Renqiang Zhu, and Kei May Lau are with the Department of Electronic and Computer Engineering, Hong Kong University of Science and Technology, Hong Kong (e-mail: eekmlau@ust.hk).

Peng Xiang and Kai Cheng are with the Enkris Semiconductor, Inc., Suzhou 215123, China.

Color versions of one or more figures in this article are available at <https://doi.org/10.1109/TED.2020.3043213>.

Digital Object Identifier 10.1109/TED.2020.3043213




Fig. 1. (a) Cross-sectional schematic of a fabricated p-GaN HEMT. (b) Depth-profile SIMS measurement of Mg, Al, and Ga ions in the topmost layers of the epi structure. (c) Cross-sectional SEM image of the gate-stack near the p-GaN gate edge.

of $\sim 1 \times 10^{18} \text{ cm}^{-3}$ after activation. Depth-profiling by secondary-ion mass spectrometry (SIMS) on the distribution of Al, Mg, and Ga elements in the topmost 500-nm layers of the as-grown sample [Fig. 1(b)] was carried out to investigate the diffusion of Mg dopants during the p-GaN growth and activation. It is evident that the Mg diffusion is well confined in the AlGaIn barrier underneath the p-GaN, which is crucial to achieve a low R_{ON} and large V_{th} in the p-GaN gate HEMTs [22].

The device fabrication started with p-GaN gate patterning using a low-power (10 W) BCl₃/Cl₂-based inductively coupled plasma etching process to ensure a well-controlled etch stop at the AlGaIn barrier surface, as shown in the cross-sectional scanning electron microscope (SEM) image [Fig. 1(c)]. Due to the low-power plasma process thus low physical ion bombardment, the exposed surface is almost as smooth as that of the as-grown sample as verified via atomic force microscopy measurement. The precise etch stop and smooth surface are critical to minimize 2-DEG concentration degradation in the access regions. The source-drain contacts were formed using an alloyed Ti/Al/Ni/Au-based metal stack and fluorine ion implantation was employed for planar device isolation. Then, the device was passivated with a 40-nm Al₂O₃ formed by atomic layer deposition (ALD) at 300 °C. After opening the contact holes on the p-GaN layer, a nonannealed Ni/Au metal stack was evaporated as the Schottky gate contact. Instead of using SiN for surface passivation as in our previous article [23], ALD Al₂O₃ passivation was chosen in this article because the ALD Al₂O₃ is likely to suppress the surface leakage current more effectively in the device than the plasma-enhanced chemical vapor deposited SiN [24]. Unless otherwise specified, the devices in this article feature a p-GaN gate length (L_G) of 5 μm, a gate-drain distance (L_{GD}) of 18.5 μm, a gate-source distance (L_{GS}) of 1.5 μm, and a gate width




Fig. 2. Transfer characteristics of the p-GaN gate HEMTs plotted in (a) semi-log and (b) linear scale.




Fig. 3. Output characteristics of the p-GaN gate HEMT.

(W_G) of 10 μm. The gate metal foot is 2 μm, and the gate-connected field plate (GFP) is 2 μm on the drain side and 0.5 μm on the source side.

III. DEVICE RESULTS AND DISCUSSION

Fig. 2 shows the transfer characteristics of the fabricated device, exhibiting a respectably large V_{th} of 1.6 V defined at I_D of 10 μA/mm, or 2.3 V by linear extrapolation. Moreover, a high ON/OFF current ratio beyond 10^8 and a nearly ideal SS of 66 mV/dec, a high peak transconductance of 135 mS/mm are also achieved in the device, suggesting effective gate control over the channel. The gate leakage (I_G) remains as low as 1 mA/mm at a high V_{GS} of 8 V, thus enabling a large gate swing. The forward gate leakage could be further suppressed by increasing the Schottky barrier height with a low-work-function gate metal [25].

Facilitated by the carefully controlled p-GaN etching and effective Al₂O₃ passivation in the access regions as well as efficient gate modulation in the channel region, high-density 2-DEG are restored at the AlGaIn/GaN heterointerface as the device turns on. As a result, a high driving current $I_{\text{DS,max}}$ of 450 mA/mm is achieved at V_{GS} of 8 V (Fig. 3). The R_{on} is extracted to be $\sim 14 \Omega\cdot\text{mm}$, which corresponds to a specific ON-resistance $R_{\text{on,sp}}$ of 3.92 mΩ·cm², taking 1.5 μm transfer length for each Ohmic contact into account (each Ohmic contact resistance is $\sim 1 \Omega\cdot\text{mm}$). Fig. 4 benchmarks the $I_{\text{DS,max}}$ versus V_{th} of the device in this article with reported




Fig. 4. Benchmarking of $I_{DS,max}$ versus V_{th} for state-of-the-art E-mode GaN transistors with MIS gates and p-GaN gates on Si. For fair comparison, only devices with $L_{GD} \geq 10 \mu\text{m}$ are included here. The V_{th} is extracted from the transfer curves at I_D of $10 \mu\text{A/mm}$ in the literature.

state-of-the-art enhancement-mode GaN-on-Si HEMTs with either metal-insulator-semiconductor (MIS) gate structure or p-GaN gate structure. For a fair comparison, only devices with $L_{GD} \geq 10 \mu\text{m}$ were included. It can be observed that most of the devices show a relatively small V_{th} (defined at I_D of $10 \mu\text{A/mm}$) which is below 1.5 V. Our device not only shows a large V_{th} which provides more margin to prevent false turn-on, but also delivers a concurrently high $I_{DS,max}$ to enable efficient power conversion.

The soft OFF-state breakdown voltage of the device was measured with floating and grounded substrates at V_{GS} of 0 V, respectively [Fig. 5(a)]. With a floating substrate, the device shows a breakdown voltage of 1906 V at I_D of $1 \mu\text{A/mm}$. The OFF-state I_D is still below $2 \mu\text{A/mm}$ at V_{DS} of 2000 V (the maximum bias of our equipment) with no sign of hard breakdown observed. The V_{BR} of the device with the substrate grounded is still as high as 1344 V, with the OFF-state I_D mainly arising from the substrate leakage current limited by the buffer resistivity. To our best knowledge, this is the highest value to date among all the reported normally-OFF GaN-on-Si transistors. Compared with the device (same dimensions) using SiN passivation in our previous article which has a typical V_{BR} of 1600 V with a floating substrate and 1160 V with a grounded substrate [23], the enhanced breakdown performance in this article suggests more effective suppression of leakage currents using Al_2O_3 passivation upon the high electric field stress. The dependence of breakdown voltage and ON-resistance on the gate-drain distance of the device is plotted in Fig. 5(b). It is clearly shown that increasing the drift length can enhance the voltage blocking capability effectively, at the price of greatly increased ON-resistance. Hence, trade-offs between V_{BR} and R_{ON} should be made in the device design in terms of different voltage rating applications. Benchmarked with normally-OFF GaN-on-Si transistors in the literature (Fig. 6), our device shows a remarkably high V_{BR} with a reasonable $R_{ON,sp}$, leading to an excellent BFOM of 461 MW/cm^2 (927 MW/cm^2) calculated with V_{BR} for




Fig. 5. (a) OFF-state I_D - V_{DS} of the p-GaN gate HEMTs. Inset: OFF-state I_D and I_G versus V_{DS} for $V_{DS} \leq 200 \text{ V}$. (b) Dependence of V_{BR} and R_{ON} on the gate-drain distance L_{GD} .

grounded (floating) substrate, which suggests a good balance between OFF-state blocking capability and ON-state power loss. Nevertheless, compared with state-of-the-art nanostructured recessed normally-OFF GaN transistors [13], the R_{ON} in this article can still be further improved using other effective surface passivation and optimization on the barrier structure without sacrificing the breakdown performance. On the other hand, the dynamic resistance of the device was characterized by switching the device from high-voltage stressed OFF-state ($V_{GS} = 0 \text{ V}$, V_{DS} ranges from 0 to 600 V) to ON-state ($V_{GS} = 7 \text{ V}$). Due to the limit of the measurement equipment, the OFF-to-ON switching transient is around 1 s. To reveal the surface passivation effectiveness, the OFF-state stress is prolonged to be 10 s correspondingly to aggravate the trapping effect intentionally. The dynamic to static R_{ON} ratio is measured to be only around 1.8 after the OFF-state V_{DS} stress of 600 V, as shown in Fig. 7. The minimal increase in the R_{ON} after such long-term high-voltage stress still suggests the effective suppression of current collapse induced by slow traps in the device. The impact of traps with a short time constant (e.g., $< 1 \text{ ms}$) on the dynamic R_{ON} has been underestimated and should be evaluated by double-pulsed fast switching method to fully characterize the Al_2O_3 passivation effectiveness.

Threshold voltage stability is another important device metric in the p-GaN gate HEMTs with a Schottky gate metal. To evaluate the V_{th} stability in the device, large forward gate stress induced V_{th} shift (ΔV_{th}) was characterized at both room temperature (25°C) and 150°C . The stress measurement procedure was similar to that in our previous report for depletion-mode devices [26]. The device was submitted to a constant V_{GS} stress of 7, 8, and 9 V ($V_D = V_S = 0 \text{ V}$), respectively, with a total stress time of 10000 seconds for




Fig. 6. Benchmarking of $R_{ON,sp}$ versus V_{BR} of the p-GaN gate HEMT in this article with other state-of-the-art normally-OFF GaN-on-Si transistors with MIS or p-GaN gate structures. Filled symbol: substrate grounded; open symbol: substrate floating. The V_{BR} is extracted at I_D of $1 \mu A/mm$ for the references.




Fig. 7. (a) Output curves at V_{GS} of 7 V after various OFF-state V_{DS} stresses for 10 s. (b) Extracted dynamic to static R_{ON} ratio as a function of OFF-state V_{DS} bias.

each bias, and the V_{th} shift during the stress was monitored by a fast transfer curve measurement after certain stress time intervals (1, 3, 10, 30, 100, 300, 1000, 3000, and 10000 s). The V_{th} is determined at I_D of 0.01 mA/mm. Fig. 8(a) and (b) show the transfer curves before and after the V_{GS} stress of 8 V at 25 °C and 150 °C, respectively. It can be seen that the device stressed at 25 °C shows much less severe degradation in the subthreshold characteristics but a slightly larger V_{th} shift than the device stressed at 150 °C. The V_{th} shift for each gate stress at 25 °C and 150 °C was plotted in Fig. 8(c) and (d), respectively, as a function of the stress time. The device shows a positive V_{th} shift of 0.2 V after the 10000-s 9-V gate stress at 25 °C, while the gate of the device stressed at 150 °C was broken down during the 9-V stress interval between 1000 and 3000 s. Nevertheless, the V_{th} is nearly unchanged when the devices were stressed at 150 °C with $V_{GS, stress}$ of 7 and 8 V. The positive V_{th} shift suggests electron trapping (negative charge storage) in the gate-stack: upon large forward gate stress, the electrons from the 2-DEG channel may overcome the




Fig. 8. Transfer characteristics of the p-GaN gate HEMTs during the 10000-s forward gate stress of 8 V at (a) 25 °C and (b) 150 °C. The extracted V_{th} shift as a function of stress time at $V_{GS, stress}$ of 7, 8, and 9 V at (c) 25 °C and (d) 150 °C.

AlGaN barrier and be trapped at the p-GaN/AlGaN interface or in the depleted p-GaN region. At elevated temperature, the trapped electrons may be thermally activated and quickly released from the trap states thus result in little influence on the device V_{th} . Therefore, the V_{th} shift at 150 °C is slightly smaller than that at 25 °C. The permanent degradation of the subthreshold characteristics of the stressed device may arise from the defects generated at the Schottky gate metal/p-GaN interface. Under the thermal stimulation at high temperature, defect generation is accelerated due to the high electric field across the reverse-biased Ni/p-GaN junction, where impact ionization may occur near the junction interface resulting in microscopic crystal destruction [27]–[32]. Consequently, the Ni/p-GaN Schottky contact is degraded thereby undermining the gate control over the channel. As a result, the device stressed at 150 °C showed much more severe degradation in the subthreshold characteristics than that at 25 °C. Nevertheless, the generated defects may remain charge-neutral during the gate stress, thus having little influence on the V_{th} shift. The comparison of device behaviors stressed at different temperatures suggests that the V_{th} shift and subthreshold characteristics degradation after the large forward gate stress are induced by different dominated trapping mechanisms. To achieve a more stable threshold voltage and subthreshold characteristics in the device, the electric field at the Schottky gate/p-GaN junction should be relaxed to suppress the electron trapping and defect generation via optimization of the gate-stack.

IV. CONCLUSION

In this article, we have demonstrated high-performance normally-OFF p-GaN gate HEMTs on Si with an ultrahigh V_{BR} and excellent BFOM. Meanwhile, low R_{ON} , high $I_{DS,max}$, large V_{th} , suppressed current collapse, and nearly ideal SS are also achieved in the device. Temperature-dependent forward gate stress measurements have shown stable device operation with minimal threshold voltage shift. The outstanding device performance reveals the great potential of the cost-effective p-GaN gate HEMTs on Si for beyond 600-V power applications.

ACKNOWLEDGMENT

The authors would like to thank the staff of the Nanosystem Fabrication Facility (NFF) and Material Characterization and Preparation Facility (MCPF) at HKUST for their technical support.

REFERENCES

- [1] H. Wang *et al.*, “823-mA/mm drain current density and 945-MW/cm² Baliga’s figure-of-merit enhancement-mode GaN MISFETs with a novel PEALD-AlN/LPCVD-Si₃N₄ dual-gate dielectric,” *IEEE Electron Device Lett.*, vol. 39, no. 12, pp. 1888–1891, Dec. 2018, doi: [10.1109/LED.2018.2879543](https://doi.org/10.1109/LED.2018.2879543).
- [2] M. Tao *et al.*, “Characterization of 880 V normally off GaN MOSHEMT on silicon substrate fabricated with a plasma-free, self-terminated gate recess process,” *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1453–1457, Apr. 2018, doi: [10.1109/TED.2018.2808345](https://doi.org/10.1109/TED.2018.2808345).
- [3] M. Hua *et al.*, “Normally-off LPCVD-SiN_x/Ga_{0.5}Al_{0.5}N MIS-FET with crystalline oxidation interlayer,” *IEEE Electron Device Lett.*, vol. 38, no. 7, pp. 929–932, Jul. 2017, doi: [10.1109/LED.2017.2707473](https://doi.org/10.1109/LED.2017.2707473).
- [4] M. Ishida, T. Ueda, T. Tanaka, and D. Ueda, “Ga_{0.5}Al_{0.5}N on Si technologies for power switching devices,” *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3053–3059, Oct. 2013, doi: [10.1109/TED.2013.2268577](https://doi.org/10.1109/TED.2013.2268577).
- [5] I. Hwang *et al.*, “1.6 kV, 2.9 mΩ cm² normally-off p-GaN HEMT device,” in *Proc. 24th Int. Symp. Power Semiconductor Devices ICs*, 2012, pp. 41–44, doi: [10.1109/ISPSD.2012.6229018](https://doi.org/10.1109/ISPSD.2012.6229018).
- [6] O. Hilt *et al.*, “70 mΩ/600 V normally-off GaN transistors on SiC and Si substrates,” in *Proc. IEEE 27th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2015, pp. 237–240, doi: [10.1109/ISPSD.2015.7123433](https://doi.org/10.1109/ISPSD.2015.7123433).
- [7] N. E. Posthuma, S. You, S. Stoffels, H. Liang, M. Zhao, and S. Decoutere, “Gate architecture design for enhancement mode p-GaN gate HEMTs for 200 and 650 V applications,” in *Proc. IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2018, pp. 188–191, doi: [10.1109/ISPSD.2018.8393634](https://doi.org/10.1109/ISPSD.2018.8393634).
- [8] N. E. Posthuma *et al.*, “An industry-ready 200 mm p-GaN E-mode GaN-on-Si power technology,” in *Proc. IEEE 30th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, May 2018, pp. 284–287, doi: [10.1109/ISPSD.2018.8393658](https://doi.org/10.1109/ISPSD.2018.8393658).
- [9] Y.-H. Wang *et al.*, “6.5 V high threshold voltage AlGa_{0.5}N/GaN power metal-insulator-semiconductor high electron mobility transistor using multilayer fluorinated gate stack,” *IEEE Electron Device Lett.*, vol. 36, no. 4, pp. 381–383, Apr. 2015, doi: [10.1109/LED.2015.2401736](https://doi.org/10.1109/LED.2015.2401736).
- [10] H. Jiang, C. W. Tang, and K. M. Lau, “Enhancement-mode GaN MOSHEMTs with recess-free barrier engineering and high-k ZrO₂ gate dielectric,” *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 405–408, Mar. 2018, doi: [10.1109/LED.2018.2792839](https://doi.org/10.1109/LED.2018.2792839).
- [11] S. Huang *et al.*, “High uniformity normally-OFF GaN MIS-HEMTs fabricated on ultra-thin-barrier AlGa_{0.5}N/GaN heterostructure,” *IEEE Electron Device Lett.*, vol. 37, no. 12, pp. 1617–1620, Dec. 2016, doi: [10.1109/LED.2016.2617381](https://doi.org/10.1109/LED.2016.2617381).
- [12] L. Nela, M. Zhu, J. Ma, and E. Matioli, “High-performance nanowire-based E-mode power GaN MOSHEMTs with large work-function gate metal,” *IEEE Electron Device Lett.*, vol. 40, no. 3, pp. 439–442, Mar. 2019, doi: [10.1109/LED.2019.2896359](https://doi.org/10.1109/LED.2019.2896359).
- [13] M. Zhu, J. Ma, L. Nela, C. Erine, and E. Matioli, “High-voltage normally-off recessed tri-gate GaN power MOSFETs with low on-resistance,” *IEEE Electron Device Lett.*, vol. 40, no. 8, pp. 1289–1292, Aug. 2019, doi: [10.1109/LED.2019.2922204](https://doi.org/10.1109/LED.2019.2922204).
- [14] X. Li, M. Van Hove, M. Zhao, K. Geens, V.-P. Lempien, and J. Sormunen, “200 V enhancement-mode p-GaN HEMTs fabricated on 200 mm GaN-on-SOI with trench isolation for monolithic integration,” *IEEE Electron Device Lett.*, vol. 38, no. 7, pp. 918–921, Jul. 2017, doi: [10.1007/s11664-015-3777-6](https://doi.org/10.1007/s11664-015-3777-6).
- [15] G. Greco, F. Iucolano, and F. Roccaforte, “Review of technology for normally-off HEMTs with p-GaN gate,” *Mater. Sci. Semicond. Process.*, vol. 78, pp. 96–106, May 2018, doi: [10.1016/j.msssp.2017.09.027](https://doi.org/10.1016/j.msssp.2017.09.027).
- [16] X. Lu, H. Jiang, C. Liu, X. Zou, and K. M. Lau, “Off-state leakage current reduction in AlGa_{0.5}N/GaN high electron mobility transistors by combining surface treatment and post-gate annealing,” *Semicond. Sci. Technol.*, vol. 31, no. 5, May 2016, Art. no. 055019, doi: [10.1088/0268-1242/31/5/055019](https://doi.org/10.1088/0268-1242/31/5/055019).
- [17] D. Marcon, Y. N. Saripalli, and S. Decoutere, “200 mm GaN-on-Si epitaxy and e-mode device technology,” in *IEDM Tech. Dig.*, Dec. 2015, pp. 16.2.1–16.2.4, doi: [10.1109/IEDM.2015.7409709](https://doi.org/10.1109/IEDM.2015.7409709).
- [18] Y. Zhong *et al.*, “Normally-off HEMTs with regrown p-GaN gate and low-pressure chemical vapor deposition SiN_x passivation by using an AlN pre-layer,” *IEEE Electron Device Lett.*, vol. 40, no. 9, pp. 1495–1498, Sep. 2019, doi: [10.1109/LED.2019.2928027](https://doi.org/10.1109/LED.2019.2928027).
- [19] R. Hao *et al.*, “Breakdown enhancement and current collapse suppression by high-resistivity GaN cap layer in normally-off AlGa_{0.5}N/GaN HEMTs,” *IEEE Electron Device Lett.*, vol. 38, no. 11, pp. 1567–1570, Nov. 2017, doi: [10.1109/LED.2017.2749678](https://doi.org/10.1109/LED.2017.2749678).
- [20] G. Zhou *et al.*, “Gate leakage suppression and breakdown voltage enhancement in p-GaN HEMTs using metal/graphene gates,” *IEEE Trans. Electron Devices*, vol. 67, no. 3, pp. 875–880, Mar. 2020, doi: [10.1109/TED.2020.2968596](https://doi.org/10.1109/TED.2020.2968596).
- [21] A. Stockman *et al.*, “On the origin of the leakage current in p-gate AlGa_{0.5}N/GaN HEMTs,” in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2018, pp. 4B.5-1–4B.5-4, doi: [10.1109/IRPS.2018.8353582](https://doi.org/10.1109/IRPS.2018.8353582).
- [22] N. E. Posthuma *et al.*, “Impact of mg out-diffusion and activation on the p-GaN gate HEMT device performance,” in *Proc. 28th Int. Symp. Power Semiconductor Devices ICs (ISPSD)*, Jun. 2016, pp. 95–98, doi: [10.1109/ISPSD.2016.7520786](https://doi.org/10.1109/ISPSD.2016.7520786).
- [23] H. Jiang, R. Zhu, Q. Lyu, and K. M. Lau, “High-voltage p-GaN HEMTs with off-state blocking capability after gate breakdown,” *IEEE Electron Device Lett.*, vol. 40, pp. 530–533, Feb. 2019, doi: [10.1109/LED.2019.2897694](https://doi.org/10.1109/LED.2019.2897694).
- [24] Z. H. Liu, G. I. Ng, H. Zhou, S. Arulkumar, and Y. K. T. Maung, “Reduced surface leakage current and trapping effects in AlGa_{0.5}N/GaN high electron mobility transistors on silicon with SiN_x/Al₂O₃ passivation,” *Appl. Phys. Lett.*, vol. 98, no. 11, Mar. 2011, Art. no. 113506, doi: [10.1063/1.3567927](https://doi.org/10.1063/1.3567927).
- [25] I. Hwang *et al.*, “P-GaN gate HEMTs with tungsten gate metal for high threshold voltage and low gate current,” *IEEE Electron Device Lett.*, vol. 34, no. 2, pp. 202–204, Feb. 2013, doi: [10.1109/LED.2012.2230312](https://doi.org/10.1109/LED.2012.2230312).
- [26] H. Jiang, C. Liu, Y. Chen, X. Lu, C. W. Tang, and K. M. Lau, “Investigation of *in situ* SiN as gate dielectric and surface passivation for GaN MISHEMTs,” *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 832–839, Mar. 2017, doi: [10.1109/TED.2016.2638855](https://doi.org/10.1109/TED.2016.2638855).
- [27] A. N. Tallarico, S. Stoffels, N. Posthuma, S. Decoutere, E. Sangiorgi, and C. Fiegna, “Threshold voltage instability in GaN HEMTs with p-type gate: Mg doping compensation,” *IEEE Electron Device Lett.*, vol. 40, no. 4, pp. 518–521, Apr. 2019, doi: [10.1109/LED.2019.2897911](https://doi.org/10.1109/LED.2019.2897911).
- [28] S. Stoffels *et al.*, “Perimeter driven transport in the p-GaN gate as a limiting factor for gate reliability,” in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Mar. 2019, pp. 1–10, doi: [10.1109/IRPS.2019.8720411](https://doi.org/10.1109/IRPS.2019.8720411).
- [29] Y. Shi *et al.*, “Carrier transport mechanisms underlying the bidirectional V_{TH} shift in p-GaN gate HEMTs under forward gate stress,” *IEEE Trans. Electron Devices*, vol. 66, no. 2, pp. 876–882, Feb. 2019, doi: [10.1109/TED.2018.2883573](https://doi.org/10.1109/TED.2018.2883573).
- [30] F. Masin *et al.*, “Positive temperature dependence of time-dependent breakdown of GaN-on-Si E-mode HEMTs under positive gate stress,” *Appl. Phys. Lett.*, vol. 115, no. 5, Jul. 2019, Art. no. 052103, doi: [10.1063/1.5109301](https://doi.org/10.1063/1.5109301).
- [31] J. He, J. Wei, S. Yang, Y. Wang, K. Zhong, and K. J. Chen, “Frequency- and temperature-dependent gate reliability of Schottky-type p-GaN Gate HEMTs,” *IEEE Trans. Electron Devices*, vol. 66, no. 8, pp. 3453–3458, Aug. 2019, doi: [10.1109/TED.2019.2924675](https://doi.org/10.1109/TED.2019.2924675).
- [32] A. N. Tallarico *et al.*, “PBTI in GaN-HEMTs with p-type gate: Role of the aluminum content on ΔV_{TH} and underlying degradation mechanisms,” *IEEE Trans. Electron Devices*, vol. 65, no. 1, pp. 38–44, Jan. 2018, doi: [10.1109/TED.2017.2769167](https://doi.org/10.1109/TED.2017.2769167).